

**AMPLIFIER ARRANGEMENT, CIRCUIT AND METHOD WITH IMPROVED  
COMMON MODE REJECTION RATIO**

Field of the Invention

5           This invention relates to current sensing and particularly but not exclusively to load current sensing in load driver circuits.

Background of the Invention

10           In the field of this invention it is known that in a simple load driver circuit a differential amplifier is used to amplify a voltage across a current sense resistor carrying a load current.

15           Referring to FIG. 1, such a circuit is shown having an input node 10 and a ground node 20, between which there is an input voltage  $V_{IN}$ .

20           A high side current sense resistor 30 has a first terminal coupled to the input node 10, and a second terminal to be further described below.

25           An amplifier 40, which is a typical differential amplifier, has an inverting input coupled to the input node 10, a non-inverting input coupled to the second terminal of the resistor 30 and an output coupled to an output node 50.

In operation, a voltage  $V_1$  is developed across the resistor 30. The voltage developed is proportional to the current  $I_{LOAD}$  flowing in the resistor 30. Ideally, the voltage  $V_1$  should be insignificant compared to the input voltage  $V_{IN}$ . A voltage  $V_2$  between the output node 50 and the ground node 20 is defined by:

$$V_2 = A(V^+ - V^-) \quad \text{Equation 1}$$

Where  $A$  is the gain of the amplifier 40,  $V^+$  is the voltage at the non-inverting input of the amplifier 40 and  $V^-$  is the voltage at the inverting input of the amplifier 40.

In the circuit shown, this may be written as:

$$V_2 = A * V_1 \quad \text{Equation 2}$$

This circuit works well in theory, and in practice at low frequencies. However, at high frequencies, the amplifier 40 will typically have a low Common Mode Rejection Ratio (CMRR), and the output equation must be re-written to take this into account:

$$V_2 = A(V_1 + V_{CM}/CMRR) \quad \text{Equation 3}$$

where  $V_{CM}$  is any high frequency variation in the input voltage  $V_{IN}$ . If the CMRR is low, and the common mode voltage  $V_{CM}$  is large with respect to  $V_1$ , then any variation in  $V_{IN}$  will cause a large variation at  $V_2$ .

5

This is undesirable since the circuit is typically required to have an output equivalent to equation 1 above (namely an output which is linearly proportional to the circuit input voltage) over a large frequency range.

10

The problem has been addressed in a variety of ways. A standard "instrumentation amplifier" configuration uses three differential amplifiers and does not require precision components. However, an "instrumentation amplifier" arrangement requires higher precision components than are used in this invention. Furthermore, this invention may provide a better CMRR figure than an instrumentation amplifier when a high frequency common mode signal is applied.

20

EP1176711 A2 discloses a scheme for improving harmonic distortion within a differential amplifier.

US 6218901 B1 and US 6429700 B1 disclose methods of setting an output common mode voltage of an amplifier with a differential output.

25

A need therefore exists for an amplifier arrangement, circuit and method with improved CMRR wherein the abovementioned disadvantages may be alleviated.

5     Statement of Invention

          In accordance with a first aspect of the present invention there is provided an arrangement with improved common mode rejection ratio in a load driver circuit having an input voltage and a ground voltage, the arrangement  
10     comprising: a voltage regulator adapted to regulate the ground voltage in response to variations in the input voltage and coupled to provide a regulated ground voltage; amplifier means including sense inputs coupled to receive voltage signals from a sense resistor of the load driver  
15     circuit, for providing an amplified output voltage; wherein the amplifier means is adapted to be powered by power terminals coupled to the input voltage and the regulated ground voltage respectively, such that the common mode rejection ratio of the load driver circuit is reduced.

20           In accordance with a second aspect of the present invention there is provided a load driver circuit comprising an arrangement for providing an improved common mode rejection ratio in a load driver circuit having an  
25     input voltage and a ground voltage, the arrangement comprising: a voltage regulator adapted to regulate the ground voltage in response to variations in the input

voltage and coupled to provide a regulated ground voltage; amplifier means including sense inputs coupled to receive voltage signals from a sense resistor of the load driver circuit, for providing an amplified output voltage; wherein  
5 the amplifier means is adapted to be powered by power terminals coupled to the input voltage and the regulated ground voltage respectively, such that the common mode rejection ratio of the load driver circuit is reduced.

In accordance with a third aspect of the present  
10 invention there is provided a method for providing an improved common mode rejection ratio in a load driver circuit having an input voltage and a ground voltage, the method comprising the steps of: regulating the ground  
15 voltage in response to variations in the input voltage in order to provide a regulated ground voltage; amplifying voltage signals received from a sense resistor of the load driver circuit using amplifier means, for providing an amplified output voltage; wherein the amplifier means is  
20 adapted to be powered by power terminals coupled to the input voltage and the regulated ground voltage respectively, such that the common mode rejection ratio of the load driver circuit is reduced.

Preferably the circuit is a high side driver circuit.  
25 The amplifier means preferably includes first and second differential amplifiers.

The first differential amplifier preferably has power terminals coupled to the input voltage and the regulated ground voltage respectively and the second differential amplifier preferably has power terminals coupled to the input voltage and the ground voltage respectively.

Preferably the first and second differential amplifiers each have gain values adapted to produce a circuit gain value of substantially unity. The second differential amplifier preferably has a non-inverting input coupled to an output of the first differential amplifier and an inverting input coupled to the regulated ground voltage.

In this way an arrangement, circuit and method is provided in which CMRR is drastically improved, rendering a single (or first) stage of a current sensing load driver circuit substantially immune to common mode noise.

#### Brief Description of the Drawings

One amplifier arrangement, circuit and method with improved CMRR incorporating the present invention will now be described, by way of example only, with reference to the accompanying drawings, in which:

FIG. 1 shows a block schematic drawing illustrating a prior art current sensing high side load driver circuit; and

FIG. 2 shows a block schematic drawing illustrating a current sensing high side load driver circuit with improved CMRR incorporating the present invention.

5      Description of Preferred Embodiment(s)

Referring to FIG. 2, there is shown a block schematic drawing of a current sensing high side load driver circuit according to the present invention.

10            The circuit has an input node 110 and a ground node 120, between which there is an input voltage  $V_{IN}$ .

            A high side current sense resistor 130 has a first terminal coupled to the input node 110, and a second  
15            terminal to be further described below.

            A first amplifier 140, which is a typical differential amplifier, has an inverting input coupled to the input node 110, a non-inverting input coupled to the second terminal  
20            of the resistor 130 and an output to be further described below.

            A negative voltage three terminal linear regulator 150 has an input terminal coupled to the ground node 120, a  
25            ground terminal coupled to the input node 110 and an output terminal to be further described below.

The first amplifier 140 has a first power terminal coupled to the input node 110 and a second power terminal coupled to the output terminal of the regulator 150.

5           A second amplifier 160, which is a typical differential amplifier, has an inverting input coupled to the output terminal of the regulator 150, a non-inverting input coupled to output of the first amplifier 140 and an output coupled to an output node 170. The second amplifier  
10       160 has a first power terminal coupled to the input node 110 and a second power terminal coupled to the ground node 120.

15           In this way an arrangement using two differential amplifiers is used. The first amplifier 140 is powered via the input node 110 and a regulated ground voltage (by virtue of the regulator 150). The second amplifier is powered normally (that is, via the input node 110 and ground node 120).

20           In operation, the regulator 150 is used to maintain a voltage  $V_4$  given by:

$$V_4 = V_{IN} - V_0$$

Equation 4

25           where  $V_0$  is the output terminal voltage of the regulator 150.



For this circuit to operate correctly, the input  $V_{IN}$  may not swing lower than a value equal to  $V_0$  Volts plus the drop out voltage of the regulator 150.

5

This arrangement of power applied to the first amplifier 140 means that as the input voltage  $V_{IN}$  varies, then the first and second power supply terminals and the inverting and non-inverting inputs of the first amplifier 140 track  $V_{IN}$ .

10

The first amplifier 140 is therefore immune to variations in  $V_{IN}$ , and has no common mode input signal. The output equation for this stage may be written as:

15

$$V_2 = A_1 * V_1$$

Equation 5

Where  $A_1$  is the gain of the first amplifier 140.

However  $V_2$  is not equivalent to the output of FIG. 1 as the voltage  $V_2$  is between the output of the second amplifier 140 and  $V_0$  (GND plus  $V_4$ ), not GND.

20

This is why the second amplifier 160 is also used. It effectively subtracts the Voltage  $V_4$  from  $V_2$  and scales the output to the desired value.

25

Any variation in the input voltage  $V_{IN}$  now appears as a common mode input voltage  $V_{CM}$  for the second amplifier 160, and the equation for the output may be written as:

5                     $V_3 = A_2(V_2 + V_{CM}/CMRR)$                     Equation 6

Where  $A_2$  is the gain of the second amplifier 160.

Equation 6 may be rewritten as:

10                     $V_3 = A_2 * A_1 * V_1 + A_2 * V_{CM}/CMRR$                     Equation 7

15                    The overall CMRR of the above circuit represents an improvement factor of  $1/A_2$  in comparison with the prior art circuit of FIG. 1.

The following numerical example illustrates the advantage of the present invention:

20                     $V_{IN}$  varies between 6V and 12V  
                      $V_1 = 50mV$   
                      $V_0$  may be set to 5V.

25                    From equation 4 above,  $V_4 = V_{IN} - V_0$ , setting  $V_0$  to 5V means that  $V_4$  is always positive by more than the drop out voltage of the regulator 150 (assumed to be less than 1V in this example).

$A_1 = 5V/50mV = 100$ , to give the maximum gain for this stage.

$A_2 = 1/A_1 = 0.01$  to give a unity gain overall.

5           From equation 7 above, ( $V_3 = A_2 * A_1 * V_1 + A_2 * V_{CM}/CMRR$ ):

$$V_3 = 100 * 0.01 * V_1 + 0.01 * V_{CM}/CMRR \quad \text{Equation 8}$$

Which can be rewritten as:

10

$$V_3 = V_1 + V_{CM} * 0.01/CMRR \quad \text{Equation 9}$$

15           In this way the CMRR is drastically improved,  
rendering a single (or first) stage of a current sensing  
load driver circuit to be substantially immune to common  
mode noise.

20           It will be appreciated by a person skilled in the art  
that alternative embodiments to those described above are  
possible.

25           For example, the numerical example mentioned above  
represents only one of the possible set of parameters for  
the above circuit. Furthermore, alternative arrangements  
are envisaged which may differ as to their implementation  
details, but which are functionally equivalent to the  
embodiment described above.